

PART – B

(5 x 13 = 65 Marks)

Q. No.	Questions	Marks	KL	CO
11. a)	i. Draw the ASIC design flow diagram and explain each block.	8	K3	CO1
	ii. Write short notes on sequential logic cell.	5	K2	CO1
(OR)				
b)	i. Show that an n-channel transistor looks like a resistor for small.	8	K3	CO1
	ii. Write CMOS design rules.	5	K2	
12. a)	Demonstrate the different I/O requirements.	13	K2	CO2
(OR)				
b)	Explain EEPROM technology and anti-fuse technology.	13	K2	CO2
13. a)	Explain the interconnect architecture used in Altera MAX 5000, 9000, and Xilinx EPLD.	13	K2	CO3
(OR)				
b)	Examine the PLA tools in ASIC design software.	13	K2	CO3
14. a)	Write VHDL code for the following.			
	i. 1:4:1 multiplexer	4		
	ii. Ripple carry adder	4	K3	CO4
	iii. 2:4 Decoder	4		
	iv. 4:2 encoder	5		
(OR)				
b)	Using Verilog synthesis, write a script to synthesize 4:16 decoders with enable and three-state output.	13	K3	CO4
15. a)	How does the KL algorithm help with system partitioning in SOC?	13	K2	CO5
(OR)				
b)	Illustrate circuit extraction and DRC.	13	K2	CO5

PART – C

(1 x 15 = 15 Marks)

Q. No.	Questions	Marks	KL	CO
16. a)	Explain the functionality and features of Xilinx I/O blocks.	15	K2	CO2
(OR)				
b)	Illustrate the physical design flow of ASIC construction.	15	K3	CO5